[a / b / c / d / e / f / g / gif / h / hr / k / m / o / p / r / s / t / u / v / vg / vm / vmg / vr / vrpg / vst / w / wg] [i / ic] [r9k / s4s / vip] [cm / hm / lgbt / y] [3 / aco / adv / an / bant / biz / cgl / ck / co / diy / fa / fit / gd / hc / his / int / jp / lit / mlp / mu / n / news / out / po / pol / pw / qst / sci / soc / sp / tg / toy / trv / tv / vp / vt / wsg / wsr / x / xs] [Settings] [Search] [Mobile] [Home]
Board
Settings Mobile Home
/g/ - Technology


Thread archived.
You cannot reply anymore.


[Advertise on 4chan]


File: apx.png (420 KB, 1138x1133)
420 KB
420 KB PNG
Intel is about to steal Arm's greatest advantage by adding 16 new general purpose registers, 3 operand instructions, and mov-pair instructions by 2026.
What can they do about it? ARM is stuck with fixed-length 32-bit instructions and they've already allocated most of them, but Intel can just keep adding more to x86.
Face it armbros, it's over.
>>
>>107266487
I thought ARM's greatest advantages were power use and heat.
>>
>>107266510
not anymore, you got intel thinkpads running on 19 hour battery life now
>>
>>107266510
Those are implementation advantages that partially followed from their previous ISA advantage. APX will significantly close that gap by reducing the number of x86 instructions needed to do the same thing.
Also, Intel is bringing back AVX-512 at the same time, which Arm does not yet have an answer to. Arm's SVE is stuck at 128-bits on all but very high end server/supercomputer processors, and SME units are typically one per chip instead of per core.



[Advertise on 4chan]

Delete Post: [File Only] Style:
[Disable Mobile View / Use Desktop Site]

[Enable Mobile View / Use Mobile Site]

All trademarks and copyrights on this page are owned by their respective parties. Images uploaded are the responsibility of the Poster. Comments are owned by the Poster.